UVM is the most widely used Verification methodology for functional verification of digital hardware (described using Verilog, System Verilog or VHDL at appropriate abstraction level).
UVM has lot of features so it’s difficult for a new user to use it efficiently. A better efficiency can be obtained by customizing the UVM base library and applying certain tips and tricks while building UVM test benches, which is mainly the purpose of this whitepaper.
In this whitepaper you will get insights on:
- Focus on the common mistakes made by the novice engineers or experienced users while working on UVM Methodology.
- Tricks to enhance the productivity using UVM Methodology.
- Conventions for using UVM methodology features.
- Common hierarchy giving well defined architecture which is easy to understand and manage.
Download whitepaper
Whitepaper Overview
