Multi ADC Synchronization in a JESD204B Environment
If the Latency between the JESD204B interface in the FPGA and ADC Input is always fixed and constant, then we say that that the ADC is synchronized. Latency from the frame-based data input at the TX to the frame-based data output at the RX. Latency should be programmable and repeatable over power cycles and re-sync events.
Synchronization is required in many systems like Multi-antenna communications systems, Phased array radars, Magnetic resonance imaging etc. Most systems that require multiple synchronized signal chains also require synchronization of analog-to-digital converters (ADCs) and digital-to-analog converters (ADCs).
The Objective of Multi ADC Synchronization in a JESD204B Environment
- Basic concept of synchronization.
- Requirements for a JESD204B System synchronization.
- Methods to achieve Multi Clock Synchronization.
- Challenges faced in achieving Multi Clock Synchronization.
- Concept of Deterministic latency in JESD204B.
- Challenges faced in achieving the Muti ADC Synchronization.
Download whitepaper
